
UG034, July 1, 2014
Table 20: Sample DIP Switch Settings to Generate Desired Synthesizer Output Clocks
Default FPGA GPIO Clk for Banks NW & SW
* For this DIP switche that controls the clock synthesizer settings, “on” = 0.
U19 provides 30 – 350 MHz LVPECL outputs that are used by the Interlaken SerDes North on
the HD1000. These outputs (SYN_IK1_CLK_P, SYN_IK1_CLK_N) are one of two pairs
presented to the input pins of the IDT ICS853310 device (U72). The second differential input
pair is (INTERLAKEN1_RX_CLK_N, INTERLAKEN1_RX_CLK_P). You can use the
CLK_SEL_INTLKN (SW11) signal to choose the clock source for the Interlaken SerDes on the
HD1000. Table 21 shows the connections from the IDT ICS853310 device (U72) to the
HD1000.
Table 21: Interlaken SerDes Clocks and their Connections
Kommentare zu diesen Handbüchern