
Special Functions ACX_SERIALIZE (Speedster22iHP Only)
Speedster Macro Cell Library
www.achronix.com PAGE 186
ACX_SERIALIZE (Speedster22iHP Only)
N:1 Parallel-to-Serial Converter
d[input_width - 1 : 0]
ck
q
ACX_DESERIALIZE
ACX_SERIALIZEimplementsanN:1parallel‐to‐seri alconversionofthedatainput,whereN
is specified by the input_width parameter.The serial output stream, q, is output atNtimes
faster than the frequency of clk. The serialization is performed starting from the least
significant bit and proceeding to the most s
ignificant bit. ACX_SERIALIZE may be used to
rate multiply input data for higher processing rates inside the chip than is allowed at the
devicepads. This block may be used in conjunction withACX_DESERIALIZE to perform a
deserializationofdatabeforeitisdrivenoffchipatlowerrates.
Table 8-3: Pin Description
Name Type Description
d[input_width –1 : 0] Data inputs.
clk Clock.
q
Data output. T
he value on the q output is the LSB to MSB seri-
alization of the parallel input data
d. The output data conver-
sion rate must be specified by the input_width parameter.
Table 8-4: Parameters
Parameter Defined Values Default Value
input_width
Note: TomakeoutputqN‐time
sfasterthanthefrequencyofclk,theuserneedstodrivealso
ACX_SERIALIZEblockclockportatN‐timesthefrequencyofclk.TocreateanN‐timesfasterclockof
theinputfrequencyclk,usercaninstantiateACX_VPLLmacro.
Verilog Instantiation Template
ACX_SERIALIZE #(.input_width(4))
instance_name(.q(user_q),
.d(user_d[input_width -1 : 0]),
.clk(N-times_faster_of_user_clk));
VHDL Instantiation Template
------------- ACHRONIX LIBRARY ------------
Figure 8-2: Logic Symbol
input
input
output
positive integers 4
Kommentare zu diesen Handbüchern