
Registers DFFS
Speedster22i Macro Cell Library
AchronixSemiconductorProprietary PAGE 81
DFFS
Positive Clock Edge D-Type Register with Asynchronous Set
Figure 2-15: Logic Symbol
DFFSisasi
ngleD‐typeregisterwithdatainpu t(d),clock(ck), andactive‐lowset(sn)inputs
anddata(q)output.Theactive‐lowsetinputoverridesallotherinputswhenitisassertedlow
andsetsthedataoutputhigh.Iftheasynchronoussetinputisnotasserted,thedataoutputis
settotheva
lueonthedatainputuponthenextrisingedgeoftheclock.
Pins
Table 2-50: Pin Descriptions
Name Type Description
d Data input.
sn
Active-low asynchronous set input. A lo
w on sn sets the q output high
independent of the other inputs.
ck Positive-edge clock input.
q
Data output. The value pr
esent on the data input is transferred to the q
output upon the rising edge of the clock if the asynchronous set input is
high.
Parameters
Table 2-51: Parameters
Parameter Defined Values Default Value
init 1’b1
sr_assertion “unclocked”
init
TheinitparameterdefinestheinitialvalueoftheoutputoftheDFFSregister.Thisisthevalue
theregistertakesupontheinitialapplicationofpowertotheFPGA.Thedefaultvalueofthe
initparameteris1’b1.
sr_assertion
The sr_assertion param eter defines the behavior of the output when the sn set input is
asserted.Assigningthesr_assertionto“unclocked”resultsinanasychronousassertionofthe
reset signal, where the q output is set to one upon assertion of the active‐low reset signal.
Assigningthesr_assertionto“clocked”re
sultsinasynchronousassertionoftheresetsignal,
wheretheqoutputissettooneatthenextrisingedgeoftheclock.Thedefaultvalueofthe
sr_assertionparameteris“unclocked”.
input
input
input
output
1’b0, 1’b1
“unclocked”, “clocked”
Kommentare zu diesen Handbüchern